A fault tolerant memory system including a plurality of memory chips arranged to produce an array of addressable locations. Each addressable location has a plurality of data bits and a plurality of check bits for checking the integrity of all the data bits and check bits at a given addressable location....http://www.google.com/patents/US5434868?utm_source=gb-gplus-sharePatent US5434868 - Fault tolerant memory
