A semiconductor memory device is disclosed that can be operated in a speed test mode. The memory device includes an array of memory cells capable of storing data, a control circuit receiving a signal from an external system clock and controlling data transfer operations between the memory device and...http://www.google.com/patents/US6684356?utm_source=gb-gplus-sharePatent US6684356 - Self-test ram using external synchronous clock
