A parallel processing system in which access contention of a read cycle from a processing unit side to a local shared memory and a write cycle from a shared bus system side on the local shared memory is reduced and a memory LSI which may be used in such unit are provided. The parallel processing system...http://www.google.com/patents/US5960458?utm_source=gb-gplus-sharePatent US5960458 - Shared memory system
