Apparatus for testing the integrity of a plurality of conductive circuit connection paths between output pins on a first integrated circuit and input pins on a second integrated circuit on a circuit board includes first boundary scan cells associated with each output pin on the first integrated circuit,...http://www.google.com/patents/US5416409?utm_source=gb-gplus-sharePatent US5416409 - Apparatus and method for testing circuit board interconnect integrity
