A cache memory high performance pseudo dynamic address compare path divides the address into two or more address segments. Each segment is separately compared in a comparator comprised of static logic elements. The output of each of these static comparators is then combined in a dynamic logic circuit...http://www.google.com/patents/US7996620?utm_source=gb-gplus-sharePatent US7996620 - High performance pseudo dynamic 36 bit compare
