A method of manufacturing a semiconductor device copes with miniaturization owing to reduction in an overlapping margin. According to this manufacturing method, a conductive layer forming an upper interconnection layer is formed in an opening provided for connection to a lower interconnection layer,...http://www.google.com/patents/US6133138?utm_source=gb-gplus-sharePatent US6133138 - Method of manufacturing semiconductor device having multilayer interconnection structure
