A semiconductor memory device including a memory cell array, a first row decoder adjacent the memory cell array, and a second row decoder adjacent the memory cell array. A memory cell array may include first and second memory cell blocks on respective first and second semiconductor layers. The first...http://www.google.com/patents/US7646664?utm_source=gb-gplus-sharePatent US7646664 - Semiconductor device with three-dimensional array structure
