Parasitic capacitances formed between bit lines to which signals are to be read out of memory cells and a signal transmission line arranged above them are to be reduced. Second complementary global bit lines for transmitting data read out of memory cells MC via complementary bit lines are arranged above...http://www.google.com/patents/US7254068?utm_source=gb-gplus-sharePatent US7254068 - Semiconductor memory device
