A frequency synthesizer of the fractional N type comprising a primary voltage controlled oscillator for producing an output signal which is afforded to a phase detector via a divider to provide a control signal for the primary voltage controlled oscillator in the presence of a phase difference between a reference signal from a reference source and the signal afforded thereto from the divider, the division ratio of which may be varied in a fractional N mode to vary the frequency of the output signal in frequency steps smaller than the frequency of the reference signal and wherein a ripple signal tending thereby to be produced and causing frequency modulation of the output signal is compensated by a phase modulator, arranged to couple the divider and the phase detector and to receive a drive signal in antiphase to the ripple signal, wherein the synthesizer further comprises a subsidiary phase lock loop arranged to provide an enhanced representation of the ripple signal in dependence... |
Citations|
| US3798550 | Dec 8, 1972 | 1974 | | FM RECEIVER | | US4609881 | May 3, 1984 | Sep 2, 1986 | Marconi Instruments Limited | Frequency synthesizers |
Referenced by|
| US4994768 | Mar 26, 1990 | Feb 19, 1991 | Motorola, Inc. | Frequency synthesizer with FM modulation | | US5021754 | Jul 16, 1990 | Jun 4, 1991 | Motorola, Inc. | Fractional-N synthesizer having modulation spur compensation | | US5045813 | Feb 21, 1990 | Sep 3, 1991 | Nihon Musen Kabushiki Kaisha | Slip phase control PLL | | US5216374 | Jul 3, 1991 | Jun 1, 1993 | General Instrument Corporation | Frequency synthesizer utilizing pulse-width modulation of digital VCO control signal | | US5224132 | Jan 17, 1992 | Jun 29, 1993 | Sciteq Electronics, Inc. | Programmable fractional-N frequency synthesizer | | US5424688 | Apr 22, 1994 | Jun 13, 1995 | Rockwell International Corp. | Frequency synthesizer apparatus incorporating phase modulation tracking means | | US5495206 | Oct 29, 1993 | Feb 27, 1996 | Motorola, Inc. | Fractional N frequency synthesis with residual error correction and method thereof | | US5889436 | Nov 1, 1996 | Mar 30, 1999 | National Semiconductor Corporation | Phase locked loop fractional pulse swallowing frequency synthesizer | | US6064272 | Jul 1, 1998 | May 16, 2000 | Conexant Systems, Inc. | Phase interpolated fractional-N frequency synthesizer with on-chip tuning | | US6137372 | May 29, 1998 | Oct 24, 2000 | Silicon Laboratories Inc. | Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications | | US6147567 | May 29, 1998 | Nov 14, 2000 | Silicon Laboratories Inc. | Method and apparatus for providing analog and digitally controlled capacitances for synthesizing high-frequency signals for wireless communications | | US6150891 | May 29, 1998 | Nov 21, 2000 | Silicon Laboratories, Inc. | PLL synthesizer having phase shifted control signals | | US6226506 | May 29, 1998 | May 1, 2001 | Silicon Laboratories, Inc. | Method and apparatus for eliminating floating voltage nodes within a discreetly variable capacitance used for synthesizing high-frequency signals for wireless communications | | US6233441 | May 29, 1998 | May 15, 2001 | Silicon Laboratories, Inc. | Method and apparatus for generating a discretely variable capacitance for synthesizing high-frequency signals for wireless communications | | US6304146 | May 29, 1998 | Oct 16, 2001 | Silicon Laboratories, Inc. | Method and apparatus for synthesizing dual band high-frequency signals for wireless communications | | US6308055 | May 29, 1998 | Oct 23, 2001 | Silicon Laboratories, Inc. | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications | | US6311050 | May 29, 1998 | Oct 30, 2001 | Silicon Laboratories, Inc. | Single integrated circuit phase locked loop for synthesizing high-frequency signals for wireless communications and method for operating same | | US6317006 | Jul 21, 2000 | Nov 13, 2001 | Silicon Laboratories, Inc. | Frequency synthesizer utilizing phase shifted control signals | | US6323735 | May 25, 2000 | Nov 27, 2001 | Silicon Laboratories, Inc. | Method and apparatus for synthesizing high-frequency signals utilizing on-package oscillator circuit inductors | | US6327463 | May 29, 1998 | Dec 4, 2001 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications | | US6356159 | Jul 20, 2000 | Mar 12, 2002 | Texas Instruments Incorporated | PLL frequency synthesizer with ripple current compensating circuit | | US6388536 | Jun 27, 2000 | May 14, 2002 | Silicon Laboratories Inc. | Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications | | US6483390 | Aug 23, 2001 | Nov 19, 2002 | Silicon Laboratories Inc. | Method and apparatus for synthesizing dual band high-frequency signals for wireless communications | | US6549764 | Apr 30, 2001 | Apr 15, 2003 | Silicon Laboratories Inc. | Method and apparatus for selecting capacitance amounts to vary the output frequency of a controlled oscillator | | US6549765 | Aug 20, 2001 | Apr 15, 2003 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method | | US6574288 | May 29, 1998 | Jun 3, 2003 | Silicon Laboratories Inc. | Method and apparatus for adjusting a digital control word to tune synthesized high-frequency signals for wireless communications | | US6710951 | Oct 31, 2001 | Mar 23, 2004 | Western Digital Technologies, Inc. | Phase locked loop employing a fractional frequency synthesizer as a variable oscillator | | US6760575 | Oct 9, 2001 | Jul 6, 2004 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications | | US6965761 | Feb 5, 2003 | Nov 15, 2005 | Silicon Laboratories, Inc. | Controlled oscillator circuitry for synthesizing high-frequency signals and associated method | | US6993307 | Oct 8, 2003 | Jan 31, 2006 | Silicon Laboratories, Inc. | Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications | | US6993314 | Feb 13, 2002 | Jan 31, 2006 | Silicon Laboratories Inc. | Apparatus for generating multiple radio frequencies in communication circuitry and associated methods | | US7035607 | Jul 31, 2003 | Apr 25, 2006 | Silicon Laboratories Inc. | Systems and methods for providing an adjustable reference signal to RF circuitry | | US7092675 | Feb 13, 2002 | Aug 15, 2006 | Silicon Laboratories | Apparatus and methods for generating radio frequencies in communication circuitry using multiple control signals | | US7200364 | Dec 23, 2005 | Apr 3, 2007 | Silicon Laboratories | Frequency modification circuitry for use in radio-frequency communication apparatus and associated methods | | US7221921 | Dec 8, 2003 | May 22, 2007 | Silicon Laboratories | Partitioning of radio-frequency apparatus | | US7242912 | Jul 31, 2003 | Jul 10, 2007 | Silicon Laboratories Inc. | Partitioning of radio-frequency apparatus | | US7353011 | Jul 13, 2005 | Apr 1, 2008 | Silicon Laboratories Inc. | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications |
Claims1. A frequency synthesiser of the fractional N type comprising a primary voltage controlled oscillator for producing an output signal which is afforded to a phase detector via a primary divider to provide a control signal for the primary voltage controlled oscillator in the presence of a phase difference between a reference signal from a reference source and the signal afforded thereto from the primary divider, the division ratio of which may be varied in a fractional N mode to vary the frequency of the output signal in frequency steps smaller than the frequency of the reference signal and wherein a ripple signal tending thereby to be produced and causing frequency modulation of the output signal is compensated by a phase modulator, arranged to couple the primary divider and the phase detector and to receive a drive signal wherein the synthesiser further comprises a subsidiary phase lock loop arranged to provide an enhanced representation of the ripple signal in dependence upon the signal afforded to the phase detector from the phase modulator, and a digital to analogue converter arranged to provide the drive signal for the phase modulator in dependence upon the enhanced representation of the ripple signal. 2. A synthesiser according to claim 1 wherein the subsidiary phase lock loop comprises a subsidiary voltage controlled oscillator having a sensitivity lower than that of the primary voltage controlled oscillator, a subsidiary divider, and a subsidiary phase detector arranged to receive as a reference signal for the subsidiary phase lock loop a signal dependent upon the signal afforded to the phase detector from the phase modulator. 3. A synthesiser according to claim 2 wherein the subsidiary voltage controlled oscillator comprises a voltage tuned crystal oscillator. 4. A synthesiser according to one of claims 1, 2 or 3 comprising a sense detecting circuit, responsive to the enhanced respresentation of the ripple signal for providing a signal indicative of the sense of any error in the level of the drive signal to the phase modulator. 5. A synthesiser according to claim 4 comprising a voltage generator circuit arranged to provide a signal dependent upon the mean division ratio of the primary divider, and wherein the digital to analogue converter comprises a multiplying digital to analogue converter arranged to receive a reference signal dependent upon the combination of the signal provided by the voltage generator circuit and the signal provided by the sense detecting circuit and wherein the digital to analogue converter is arranged to provide the drive signal for the phase modulator in dependence upon the reference signal afforded thereto. 6. A synthesiser according to claim 4 wherein the sense detecting circuit comprises a first limiter arranged to receive a signal dependent upon the output signal from the digital to analogue converter and to provide a limited output signal therefrom, a further limiter arranged to receive a signal dependent upon the enhanced representation of the ripple signal provided by the subsidiary phase lock loop and to provide a limited output signal therefrom, and an exclusive OR gate arranged to receive output signals provided by the first and further limiters and to provide therefrom a signal indicative of the sense of the ripple signal. 7. A synthesiser according to claim 6 wherein the sense detecting circuit comprises a low pass filter for filtering the signal dependent upon the output signal from the digital to analogue converter. |