One memory controller and a plurality of memory modules are connected to a data bus line, clock bus line, and command bus line. Each memory module includes an internal clock signal generating circuit for generating internal clocks synchronizing with external clock signals output from the memory controller....http://www.google.com/patents/US6449727?utm_source=gb-gplus-sharePatent US6449727 - High-speed data transfer synchronizing system and method
