A semiconductor memory device includes an array of memory cells arranged in rows and columns, a plurality of divided bit line pairs connecting the memory cells, the divided bit line pairs extending along a given column of memory cells, and a pair of main bit lines extending substantially parallel to...http://www.google.com/patents/US4970685?utm_source=gb-gplus-sharePatent US4970685 - Semiconductor memory device having a divided bit line structure
