A processor having multiple functional units. The processor is capable of executing multiple instructions concurrently. An instruction issuing unit is connected to a mechanism for handling an interrupt of the processor. The interrupt handler has an instruction window (IW), which includes a vector element...http://www.google.com/patents/US5974522?utm_source=gb-gplus-sharePatent US5974522 - Machine for processing interrupted out-of-order instructions
