A mechanism receives memory reads and writes from a packet processing engine, each memory access having an associated packet identifier or sequence number. The mechanism is placed between a processing engine and a memory system such that write data is buffered and information based upon reads and writes...http://www.google.com/patents/US7739452?utm_source=gb-gplus-sharePatent US7739452 - Method and apparatus for hardware enforced virtual sequentiality
