Dislocation pile-ups in compositionally graded semiconductor layers are reduced or eliminated, thereby leading to increased semiconductor device yield and manufacturability. This is accomplished by introducing a semiconductor layer having a plurality of threading dislocations distributed substantially...http://www.google.com/patents/US7368308?utm_source=gb-gplus-sharePatent US7368308 - Methods of fabricating semiconductor heterostructures
