A verification system and method for verifying operation of an HDL (Hardware Description Language) design of a computer system component are disclosed. The computer system is configured to interface between a first bus and second bus. During verification, a simulated model of the HDL design is coupled...http://www.google.com/patents/US6154801?utm_source=gb-gplus-sharePatent US6154801 - Verification strategy using external behavior modeling
