A memory system architecture/interconnect topology includes a configurable width buffered module having a configurable width buffer device. The configurable width buffer device is coupled to at least one memory device on the configurable width memory module. The configurable width buffer device includes...http://www.google.com/patents/US7526597?utm_source=gb-gplus-sharePatent US7526597 - Buffered memory having a control bus and dedicated data lines
