In a multiprocessory system comprising a plurality of CPUs interconnected by a common bus, means are provided whereby the CPUs are periodically and cyclically enabled to access the bus. Data transfer from one CPU to another is performed by first storing the data into a main memory connected to the bus,...http://www.google.com/patents/US4504906?utm_source=gb-gplus-sharePatent US4504906 - Multiprocessor system
