A memory subsystem which couples to a multiword bus for processing memory requests received therefrom includes at least a pair of independently addressable dynamic memory module units. Each memory unit includes a number of rows of random access memory (RAM) chips. The subsystem further includes an adder...http://www.google.com/patents/US4432055?utm_source=gb-gplus-sharePatent US4432055 - Sequential word aligned addressing apparatus
