Search Images Maps Play YouTube News Gmail Drive More »
Advanced Patent Search | Page images | Web History | Sign in

Patents

  
[graphic][merged small]

(12) United States Patent ao) Patent No.: us 6,510,158 Bi

Robotham et al. (45) Date of Patent: Jan. 21,2003

(54) METHOD AND APPARATUS COMBINING A PLURALITY OF VIRTUAL CIRCUITS INTO A COMBINED VIRTUAL CIRCUIT

(75) Inventors: Robert E. Robotham, Ottawa (CA);

Brent Gene Duckering, Vancouver
(CA)

(73) Assignee: Alcatel Canada Inc., Kanata (CA)

( * ) Notice: Subject to any disclaimer, the term ol this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/303,352

(22) Filed: Apr. 30, 1999

(51) Int. CI.7 H04L 12/56

(52) U.S. CI 370/399; 370/397

(58) Field of Search 370/412, 428,

370/389, 395, 397, 399, 536, 395.1, 398

(56) References Cited

U.S. PATENT DOCUMENTS

5,463,620 A * 10/1995 Sriram

5,828,653 A * 10/1998 Goss 370/230

5,936,958 A * 8/1999 Soumiya et al 370/395

5,999,534 A * 12/1999 Kim 370/395

6,104,700 A * 8/2000 Haddoek et al 370/235

6,148,001 A * 11/2000 Soirinsuo et al 370/420

6,157,614 A * 12/2000 Pasternak et al 370/236

6,163,542 A * 12/2000 Carr et al 370/399

6,269,079 Bl * 7/2001 Marin et al 370/230

FOREIGN PATENT DOCUMENTS

EP 1011291 A2 * 6/2000 H04Q/11/04

* cited by examiner

Primary Examiner—Ken Vander Puye

(57) ABSTRACT

A method and apparatus includes processing for combining a plurality ol virtual circuits into a combined virtual circuit, where such processing begins by buffering cells ol each virtual circuit into a corresponding buffer. The processing then continues by obtaining priority information lor each virtual circuit and obtaining logical buffer de-queuing information. The priority information, for example, may equate to priorities established via the varying levels ol ATM services. The logical buffer de-queuing information corresponds to an access sequence for a plurality ol logical ring buffers that are comprised ol the buffers, or buffer identifiers. The processing then continues by generating the combined virtual circuit based on the logical buffer de-queuing information and the priority information.

19 Claims, 4 Drawing Sheets

[subsumed][table][graphic][merged small][subsumed][table][table][subsumed]
[graphic]
[merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][graphic][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][graphic][merged small][graphic][merged small][merged small][merged small][merged small][merged small][merged small][merged small][table][table][table][merged small]
[merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][table][merged small][table][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][table][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][merged small][table][merged small][merged small][merged small][merged small]
« PreviousContinue »