Mode", by Shiga et al., IEEE Journal of Solid-State CKT, vol. SC-11, No. 5, Oct. 76, pp. 609-613. "Dynamic Refresh for Random Access Memory", Anon., Electronic Engineering, vol. 48, No. 583, p. 19, Sep. 1976.
Primary Examiner—Gareth D. Shaw
Assistant Examiner—Eddie Pang Chan
Attorney, Agent, or Firm—Thomas E. Tyson; John G.
Graham; Melvin Sharp
A data processing system which contains a read-only memory circuit, an arithmetic circuit, and a control circuit on a single semiconductor chip including a clock generating circuit for supplying system clocks to all of the circuits on the chip and the clock generating circuit is structured such that on the input of an external halt signal, the clock circuits will cease supplying system clocks during a period that provides for information contained within the system on the semiconductor chip.