6,163,048 A * 12/2000 Hirose et al 257/315
6,240,023 Bl 5/2001 Roohparvar
6,487,117 Bl* 11/2002 Choi et al 365/185.17
6,493,270 B2 12/2002 Chevallier
6,522,584 Bl 2/2003 Chen et al.
6,661,707 B2* 12/2003 Choi et al 365/185.17
6,925,011 B2 8/2005 Pekny et al.
2004/0237000 Al 11/2004 Keays
S. Satoh et al., A Novel Gate-Offset NAND Cell (GOC-NAND) Technology Suitable for High-Density and Low-Voltage-Operation Flash Memories, Microelectronics Engineering Laboratory, Japan, IEEE, 1999, 4 pgs.
S. Satoh et al., A Novel Isolation-Scaling Technology for NAND EEPROMs with the Minimized Program Disturbance, Microelectronics Engineering Laboratory, Japan, IEEE, 1997, IEDM 97-291, pp. 11.6.1-11.6.4.
* cited by examiner
Primary Examiner—Vu A. Le
(74) Attorney, Agent, or Firm—Leffert Jay & Polglaze, PA.
A NAND architecture non-volatile memory device and programming process is described that programs the various cells of strings of non-volatile memory cells by the application of differing word line pass voltages (Vpass) to the unselected word lines of the memory cell string or array during an programming cycle. In one embodiment of the present invention, the differing word line pass voltages (Vpass) are utilized depending on the placement of the memory cell in the NAND memory cell string. In another embodiment of the present invention, the differing word line pass voltages (Vpass) are utilized to compensate for faster and slower programming word lines/memory cells.
51 Claims, 8 Drawing Sheets