Sedra et al., "Micro-Electronic Circuits"; 1982, pp. 95-97 and 243-247.
DP83220 CDL TM Twisted Pair FDDI Transceiver Device, Oct. 1992.
Su et al., "A CMOS Oversampling D/A Converter with a CurrentMode Semidigital Reconstruction Filter", Dec. 1993, pp. 12241233.
Goldberg, Gigabit Ethernet PHY Chip Sets LAN Speed Record for Copper Story 6 pages.
Wu et al., A low glitch 10-bit 75-MHz CMOS video D/A converter, Jan. 1995, pp. 68-72.
Gray et al., Analysis and Design of Analog Integrated Circuits, 1997.
Hellwarth, et al., "Digital-to-analog Converter having Commonmodel Isolation and Differential Output".
Sedra et al., Microelectronic Circuits, Third Edition, 1991, pp. 48-115.
Lee, et al., "A CMOS Serial Link for Fully Duplexed Data Communication", Apr., 1995.
Chien, "Monolithic CMOS Frequency Synthesizer for Cellular Applications", Mar. 12-13.
Chien, "Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications", May 20, 1998. Chien, "Low-Noise Local Oscillator Design Techniques using DLLbased Frequency Multiplier for Wireless Applications", 2000. Shoval et al.; "A CMOS Mixed-Signal lOOMb/s Receive Architecture for Fast Ethernet"; 1999.
Hester et al.; "CODEC for Echo-Canceling Full-Rate ADSL Modems"; Dec. 1999.
Nack, et al., "A Constant Slew Rate Ethernet Line Driver", May, 2001.
Song, "Dual Mode Transmitter with Adaptively Controlled Slew
Rate and Impedance Supporting Wide Range Data Rates", 2001.
Yee et al., An Integratable 1-2.5 Gbps Low Jitter CMOS Transceiver
with Built in Self Test Capability, 1999.
Intersil, HC-5509B ITU CO/Loop Carrier SLIC, Aug. 2003.
Regan, ADSL Line Driver/Receiver Design Guide, Part 1, Feb.
2000.
Philips, The HC-5502X14X Telephone Subscriber Line Interface Circuits (SLIC), Jan. 1997.
Fuad Surial Atiya, et al., An Operational Amplifier Circulator Based on the Weighted Summer, Jun. 1975.
Narayanan et al., Doppler Estimation Using a Coherent UltrawideBand Random Noise Radar, Jun. 2000.
Stephens, Active Output Impedance for ADLS Line Drivers, Nov. 2002.
Heliums et al., An ADSL Integrated Active Hybrid Circuit.
Azadet et al., A Gigabit Transceiver Chip Set for UTP CA-6 Cables
in Digital CMOS Technology, Feb. 2000.
He et al., A DSP Receiver for 1000 Base-T PHY, 2001.
Baird et al., A Mixed Sample 120M s PRML Solution for DVD
Systems, 1999.
Baker, An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s, 1996.
Everitt et al., A 10/100Mb/s CMOS Ethernet Transceiver for
lOBaseT, lOBaseTX and 100Base FX, 1998.
Roo et al., A CMOS Transceiver Analog Front-end for Gigabit
Ethernet over Cat-5 Cables, 2001.
Shoaei et al., A 3V Low Power 0.25um CMOS lOOMb/s Receiver for Fast Ethernet, 2000.
Walker et al., ATwo Chip 1.5 GBd Serial Link Interface, Dec. 1992.
Chien, et al., "TP 12.4: A 900-MHz Local Oscillator using a
DLL-based Frequency Multiplier Technique for PCS Applications".
Lee, et al., A 3V 10b 100 MS/s Digital-to-Analog Converter for
Cable Modem Applications, Aug. 28-30, 2000 pp. 203-205.
Rudell, et al., "SA 18.3: A 1.9 GHz Wide-band IF Double Conver-
sion CMOS Integrated Receiver for Cordless Telephone Applica-
tions," 1997, pp. 304-305, 476.
Young, et al., Monolithic High-Performance fhree-Dimensional
Coil Inductors for Wireless Communications, 1997.
Wu, et al., A low glitch 10-bit MHz CMOS video D/A converter,
Jan. 1995, pp. 68-72.
Johns, et al., "Integrated Circuits for Data Transmission Over
Twisted Pair Channels", Mar. 1997, pp. 398-406.
"IEEE Standard 802.3: Part 3 Carrier Sense Multiple Access with
Collision Detection (CSMA/CD) Access Method and Physical
Detection", Mar. 8, 2002, pp. 1-1538.
Young, et al., "A Low-Noise RF Voltage-Controlled Oscillator
Using On-Chip High-Q Three-Dimensional Coil Inductor and
Micromachined Variable Capacitor", Jun. 8-11, 1998, pp. 128-131.
Young, et al., "A Micromachined Variable Capacitor for Monolithic
Low-Noise VCOS", 1996, pp. 86-89.
Abidi, et al., "FA 7.2: The Future of CMOS Wireless Transceivers",
Feb. 7, 1997, pp. 118-119, 440.
Eto, et al., "A 333 MHz, 20mW, 18ps Resolution Digital DLL using
Current-controlled Delay with Parallel Variables Resistor DAC
(PVR-DAC)", Aug. 28-30, 2000, pp. 349-350.
Ivan Jorgensen, et al., "Design of a 10-bit 100 MSamples/s
BiCMOS D/A Converter", 1996, pp. 730-733.
Henriques, et al., "A CMOS Steering-Current Multiplying Digital-
to-Analog Converter", 1995, pp. 145-155.
Wikner, et al., "Modeling of CMOS Digital-to-Analog Converters
for Telecommunication", May 1999, pp. 489-499.
Van der Plas, et al., "A 14-Bit Intrinsic Accurancy Q2 Random Walk
CMOS DAC", Dec. 1999, pp. 1708-1718.
Radke, et al., "A 14-Bit Current-Mode ZA DAC Based Upon
Rotated Data Weighted Averaging", Aug. 2000, pp. 1074-1084.
Shui, et al., "Mismatch Shaping for a Current-Mode Multibit
Delta-Sigma DAC", Mar. 1999, pp. 331-338.
Hamasaki, et al., "A 3-V, 22-mV Multibit Current-Mode ZA DAC
with 100 dB Dynamic Range", Dec. 1996, pp. 1888-1894.
Van de Plassche, Integrated Analog-to-Digital and Digital-to-Ana-
log Converters—Chapter 6, pp. 211-271.
Millman, et al., "Pulse, Digital, and Switching Waveforms", pp. 674-675.
Tsutomu Kamoto, "An 8-bit 2-ns Monolithic DAC", Feb. 1988. Weaver, Jr., "A Third Method of Generation and Detection of Single-Sideband Signals," Dec. 1956, pp. 1703-1705. Niknejad et al., "Analysis and Optimization of Monolithic Inductors and Transformers for RF ICs," 1997, pp. 375-378. Weigandt et al., "Analysis of Timing Jitters in CMOS Ring Oscillators," pp. 27-30.
Niknejad et al., "Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF ICs," Oct. 1998, pp. 14701481.
American National Standard, "Fibre Distributed Data Interface (FDDI)—Token Ring Twisted Pair Layer Medium Dependent (TPPMD)," Sep. 25, 1995.
Nguyen et al., "Si IC-Compatible Inductors and LC Passive Filters," Aug. 1990, pp. 1028-1031.
Gardner, "Charge-Pump Phase-Lock Loops," Nov. 1980, pp. 18491858.
Dally et al., "High Performance Electrical Signaling."
Davies, "Digital Generation of Low-Frequency Sine Waves," Jun.
1969, pp. 97-105.
Abidi, "TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications," 1995.
Dolle, "A Dynamic Line-Termination Circuit for Multireceiver Nets," Dec. 1993, pp. 1370-1373.
Su et al., "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," Apr. 1993, pp. 420-430.
Gray et al., "Future Directions in Silicon ICs for RF Personal Communications," 1995, pp. 83-90.
Gabara, "On-Chip Terminating Registers for High Speed ECLCMOS Interfaces," 1992, pp. 292-295.
Horowitz et al., "High Speed Electrical Signaling: Overview and Limitations," 1998, pp. 12-24.
Efendovich et al., Multifrequency Zero-Jitter Delay-Locked Loop, Jan. 1994, 67-70.
Munshi et al., Adaptive Impedance Matching, 69-72. Niknejad et al., Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits, Apr. 1998, 305-315.
Hajimiri et al., Phase Noise in Multi-Gigahertz CMOS Ring Oscillators, 1998, 49-52.
Kim et al., PLL/DLL System Noise Analysis for Low Jitter Clock
Synthesizer Design, 31-34.
Kim et al., "A 30-MHz Hybrid Analog/Digital Clock Recovery
Circuit in 2-um CMOS," 1990, pp. 1385-1394.
Liu et al., "WP 23.7: A 6.5 GHz Monolithic CMOS Voltage-
Controlled Oscillator," 1999, pp. 404-405, 484.
Wang et al., "WP 23.8: A 9.8 GHz Back-Gate Tuned VCO in 0.35
urn CMOS," 1999, pp. 406-407, 484.
Rofougaran et al., "SP 24.6: A 900 MHz CMOS LC-Oscillator with
Quadrature Outputs," 1996.
Koullias et al., "TP 9.2: A 900 MHz Transceiver Chip Set for Dual-Mode Cellular Radio Mobile Terminals," 1993, pp. 140-141, 278.
Dauphinee et al., "SP 23.7: A Balanced 1.5 GHz Voltage Controlled Oscillator with an Integrated LC Resonator," 1997, pp. 390-391, 491.
Banu et al., "ABiCMOS Double-Low-IF Receiver for GSM," 1997, pp. 521-524.
Chang et al., "A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver," 1996, pp. 62-63.
Waizman, "FA 18.5: ADelay Line Loop for Frequency Synthesis of De-Skewed Clock," Feb. 18, 1994, pp. 298-299. Kinget, "FP 14.7: A Fully Integrated 2.7V 0.35um CMOS VCO for 5 GHz Wireless Applications," Feb. 5, 1998. Lee et al., "A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application," May 1997, pp. 760-765.
Parker et al., "A Low-Noise 1.6-GHz CMOS PLL with On-Chip Loop Filter," 1997, pp. 407, 409-410.
Park et al., "A Low-Noise, 900-MHz VCO in 0.6um CMOS," May
1999, pp. 586-591.
Soyuer et al., "A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology," Dec. 1993, pp. 1310-1313.
Hu et al., "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-
Recovery Circuit in 1.2-um CMOS," Dec. 1993, pp. 1314-1320.
Parameswaran et al., "New Approach for the Fabrication of
Micromechanical Structures," Dec. 6, 1998, pp. 289-307.
Knight, Jr. et al., A Self-Terminating Low-Voltage Swing CMOS
Output Driver, 1988, 457-464.
Maneatis, Low-Jitter Process-Independent DLL and PLL Based on
Self-Biased Techniques, Nov. 1996, 1723-1732.
Chang et al., Large Suspended Inductors on Silicon and Their Use
in a 1-um CMOS RF Amplifier, May 1993, 246-248.
Gharpurey et al., Modeling and Analysis of Substrate Coupling in
Integrated Cicuits, Mar. 1996, 344-353.
Shoval et al., "WA 18.7—A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features,"
2000, pp. 314-315.
Myson Technology, "MTD214—Ethernet Encoder/Decoder and lOBaseT Transceiver with Built-in Waveform Shaper," 1997, pp. 1-11.
Myson Technology, "MTD972 (Preliminary) 100BaseTX PCS/
PMA," 1997, pp. 1-21.
Craninckx et al., "A 1.8-GHz Low-Phase-Noise CMOS VCO Using
Optimized Hollow Spiral Inductors," 1997, pp. 736-744.
Craninckx et al., "A 1.8-GHz Low-Phase-Noise Voltage-Controlled
Oscillator with Prescaler," 1995, pp. 1474-1482.
Hung et al., "A 1.24-GHz Monolithic CMOS VCO with Phase
Noise of 137 dBc/Hz at a 3-MHz Offset," 1999, pp. 111-113.
Rudell et al., "A 1.9-GHz Wide-Band IF Double Conversion CMOS
Receiver for Cordless Telephone Applications," 1997, pp. 2071-
2088.
Lin et al., "TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture," 2000, pp. 204-205, 458.
Razavi, "SP23.6: A 1.8 GHz CMOS Voltage-Controlled Oscillator," 1997, pp. 388-389.
Dec et al., "MP 4.8: A 1.9 GHz Micromachine-Based Low-PhaseNoise CMOS VCO," 1999, pp. 80-81, 449.
Sato et al., "SP 21.2: A 1.9 GHz Single-Chip IF Transceiver for Digital Cordless Phones," Feb. 10, 1996.
Lee et al., "A2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500
Megabytes/s DRAM," 1994, pp. 1491-1496.
Joo Leong Tham, et al., "A 2.7-V 900-MHz/1.9-GHz Dual-Band
Transceiver IC for Digital Wireless Communication," 1999, pp.
286-291.
Lam et al., "WP 23.6: A 2.6 GHz/5.2 GHz CMOS Voltage-
Controlled Oscillator," 1999, pp. 402-403, 484.
Marshall et al., "TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip
Filtering," 1995.
Rudell et al., Recent Developments in High Integration MultiStandard CMOS Transceivers for Personal Communication Systems, 1998, 149-154.
Shoval et al., A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter, Dec. 1995, 1692-1702.
Jansen et al., SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits, Feb. 8, 1997, 392-393 & 492.
Cho et al.; "A Single-Chip CMOS Direct Conversion Transceiver
for 900 MHz Spread-Spectrum Digital Cordless Telephones"; 1999.
Liberali et al., "Progress in High-Speed and High -Resolution
CMOS Data Converters", Sep. 12-14, 1995, pp. 19-28.
Sedra et al., "Micro-Electronic Circuits", 1982, pp. 95-97 and
243-247.
DP83220 CDLTM Twisted Pair FDDI Transceiver Device, Oct. 1992.
Miki et al., "An 80-MHz 8-bit CMOS D/A Converter", Dec. 1986, pp. 983-988.
Lefham et al., "A high-performance CMOS 70-Mhzpalette/DAC", Dec. 1987, pp. 1041-1047.
Nakamura et al., "A 10-b 70-MS/s CMOS D/A/ converter", Apr. 1991, pp. 637-642.
Takakura et al., "A10 bit 80 MHz glitchless CMOS D/A/ converter", May 1991, pp. 26.5.1-26.5.4.
Fournier et al., "A 130-MHz 8-b CMOS video DAC for HDTV applications", Jul. 1991, pp. 1073-1077.
Reynolds, "A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor", Feb. 1994, pp. 50-51.
Chin et al., "A 10-b 125 MHz CMOS digital-to-analog (DAC) with threshold-voltage compensated current sources", Nov. 1994, pp. 1374-1380.
The Authoritative Dictionary of IEEE Standards Stems 7th Edition, p. 280.
Chan, et al., A 100 Mb/s CMOS 100Base-T3 Fast Ethernet Transceiver for Category 3, 4, & 5 UTP, 1998.
Wang, et al., A 1.2 GHz programmable DLL-Based Frequency
Multipler for Wireless Applications, Dec. 2004.
Gray, et al., Analysis and Design of Analog Integrated Circuits, pp.
270 & 274.
Gray et al., Analysis and Design of Analog Integrated Circuits,
Fourth Edition, pp. 217-221.
Dally, et al., "Digital Systems Engineering", cover and pp. 390-391.
Sedra, et al., Microelectronic Circuits, 3rd Edition, 1991.
Rao, Short Course: Local Area Networks.
Razavi, Principles of Data Conversion System Design.
Mano, Digital Logic and Computer Design.
Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip.
Gotoh, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS.
Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked
Loop for CPU-Coprocessor Synchronization.
Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DPLLfor
Burse-Mode.
Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits.
Lin, et al., A Register-Controller Symmetrical DLL for DoubleData-Rate DRAM.
Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits.
Dehng, et al., Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop.
Kim, et al., A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLLBased Clock Generator.
Dehng, et al., A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm.
Lin, et al., A 10-b, 500-Msample/s CMOS DAC in 0.6mm2. Sailesh Rao; Short Course: Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; 3 pages. Kamran Azadet and Chris Nicole; Low-Power Equalizer Architectures for High-Speed Modems; Oct. 1998; pp. 118-126. Techdictionary.com definiton of decoder, Link: http://www. teghdictionary.com; 1 page.
University of Pennsylvania CSE Digital Logic Lab re decoders. Link: http://www.cse,dmu.ac.uk/~sexton/WWW/Pages/cs2.html; 3 pages.
Dunning, Jim, "An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors," IEEE
Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 412-422.
Maneatis, John G., "FA 8.1: Low-Jitter and Process-Independent
DLL and PLL Based on Self-Biased Techniques".
Moon, Yongsam, et al., "An All-Analog Multiphase Delay-Locked
Loop Using a Replica Delay Line for Wide-Range Operation and
Low-Jitter Performance," IEEE Journal of Solid-State Circuits, vol.
35, No. 3, Mar. 2000, pp. 377-384.
Wang, HongMo, "WP 23.8: A 9.8Ghz Back-Gate Tuned VCO in 0.35umCMOS,"ISSCC99, Session 23, Paper WP 23.8, 1999 IEEE International Solid-State Circuits Conference, pp. 406-407 & 484. Rudell, et al., "SA 18.3: A 1.9 GHz Wide-Bank IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications," 1997, pp. 304-305, 476.
Goldberg, Lee, "Gigabit Ethernet PHY Chip Sets LAN Speed Record for CopperStory," TECH INSIGHTS, Nov. 16, 1998, 6 pages.
* cited by examiner
|
