CMOS Device and PPA Engineer, Silicon
- linkCopy link
- emailEmail a friend
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Mechanical Engineering, Materials Science, Chemical Engineering, related degree or equivalent practical experience
- 10 years of experience in standard cell or block-level characterization and Power, Performance, and Area (PPA) evaluation.
- Experience in CMOS technology, device characterization, process integration, SPICE simulation, and physical design flows (e.g., Cadence or Synopsys).
- Experience with data analysis tools (e.g., JMP, or other spreadsheet software).
Preferred qualifications:
- PhD in Electrical Engineering, Mechanical Engineering, Materials Science, Chemical Engineering, related degree or equivalent practical experience.
- 10 years of industry experience in both Foundry and Fabless environments.
- Experience in product-level testing, including yield and parametric evaluation.
- Experience configuring physical design CAD flows specifically for early technology evaluation and pathfinding.
About the job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Conduct in-depth Power, Performance, and Area (PPA) evaluations at the standard cell and block levels to guide technology and design decisions.
- Drive Design Technology Co-Optimization (DTCO) at the standard cell and block level to achieve optimal PPA characteristics.
- Leverage physical design flows and CAD tools to perform detailed analysis, identify PPA trade-offs, and propose solutions.
- Develop and maintain benchmarking infrastructure and methodologies for PPA evaluation of IP and memory blocks.
- Collaborate with process, circuit, and physical design teams to co-optimize technology and design for PPA.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.