## NCP1200

## PWM Current-Mode Controller for Low-Power Universal Off-Line Supplies

Housed in SOIC-8 or PDIP-8 package, the NCP1200 represents a major leap toward ultra-compact Switchmode Power Supplies. Due to a novel concept, the circuit allows the implementation of a complete offline battery charger or a standby SMPS with few external components. Furthermore, an integrated output short-circuit protection lets the designer build an extremely low-cost AC-DC wall adapter associated with a simplified feedback scheme

With an internal structure operating at a fixed $40 \mathrm{kHz}, 60 \mathrm{kHz}$ or 100 kHz , the controller drives low gate-charge switching devices like an IGBT or a MOSFET thus requiring a very small operating power. Due to current-mode control, the NCP1200 drastically simplifies the design of reliable and cheap offline converters with extremely low acoustic generation and inherent pulse-by-pulse control.

When the current setpoint falls below a given value, e.g. the output power demand diminishes, the IC automatically enters the skip cycle mode and provides excellent efficiency at light loads. Because this occurs at low peak current, no acoustic noise takes place.

Finally, the IC is self-supplied from the DC rail, eliminating the need of an auxiliary winding. This feature ensures operation in presence of low output voltage or shorts.

## Features

- No Auxiliary Winding Operation
- Internal Output Short-Circuit Protection
- Extremely Low No-Load Standby Power
- Current-Mode with Skip-Cycle Capability
- Internal Leading Edge Blanking
- 250 mA Peak Current Source/Sink Capability
- Internally Fixed Frequency at $40 \mathrm{kHz}, 60 \mathrm{kHz}$ and 100 kHz
- Direct Optocoupler Connection
- Built-in Frequency Jittering for Lower EMI
- SPICE Models Available for TRANsient and AC Analysis
- Internal Temperature Shutdown
- Pb-Free Packages are Available


## Typical Applications

- AC-DC Adapters
- Offline Battery Chargers
- Auxiliary/Ancillary Power Supplies (USB, Appliances, TVs, etc.)



## ON Semiconductor ${ }^{\circledR}$



ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 14 of this data sheet.


Figure 2. Internal Circuit Architecture
mAXIMUM RATINGS

| Rating | Symbol | Value | Units |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 16 | V |
| Thermal Resistance Junction-to-Air, PDIP-8 version | $\mathrm{R}_{\theta \mathrm{JA}}$ | 100 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction-to-Air, SOIC version | $\mathrm{R}_{\theta \mathrm{JA}}$ | 178 |  |
| Thermal Resistance Junction-to-Case | $\mathrm{R}_{\theta \mathrm{JC}}$ | 57 |  |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{Jmax}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Typical Temperature Shutdown | - | 140 |  |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD Capability, HBM Model (All Pins except $\mathrm{V}_{\mathrm{CC}}$ and HV) | - | 2.0 | kV |
| ESD Capability, Machine Model | - | 200 | V |
| Maximum Voltage on Pin $8(\mathrm{HV})$, pin $6\left(\mathrm{~V}_{\mathrm{CC}}\right)$ Grounded | - | 450 | V |
| Maximum Voltage on Pin $8(\mathrm{HV})$, Pin $6\left(\mathrm{~V}_{\mathrm{CC}}\right)$ Decoupled to Ground with $10 \mu \mathrm{~F}$ | - | 500 | V |
| Minimum Operating Voltage on Pin $8(\mathrm{HV})$ | - | 30 | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS (For typical values $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{\mathrm{J}}=-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max}_{\mathrm{J}}=150^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ unless otherwise noted)

| Rating | Pin | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DYNAMIC SELF-SUPPLY (All Frequency Versions, Otherwise Noted)

| $\mathrm{V}_{\mathrm{CC}}$ Increasing Level at Which the Current Source Turns-of $f$ | 6 | $\mathrm{V}_{\text {CCOFF }}$ | 10.3 | 11.4 | 12.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ Decreasing Level at Which the Current Source Turns- on | 6 | $\mathrm{V}_{\text {CCON }}$ | 8.8 | 9.8 | 11 | V |
| $\mathrm{V}_{\text {cc }}$ Decreasing Level at Which the Latchoff Phase Ends | 6 | $V_{\text {cClatch }}$ | - | 6.3 | - | V |
| Internal IC Consumption, No Output Load on Pin 5 | 6 | ${ }^{\text {c }} 1$ | - | 710 | 880 <br> Note 1 | $\mu \mathrm{A}$ |
| Internal IC Consumption, 1 nF Output Load on Pin 5, Fsw $=40 \mathrm{kHz}$ | 6 | $\mathrm{I}_{\mathrm{CC} 2}$ | - | 1.2 | $\begin{gathered} 1.4 \\ \text { Note } 2 \end{gathered}$ | mA |
| Internal IC Consumption, 1 nF Output Load on Pin 5, Fsw $=60 \mathrm{kHz}$ | 6 | ICC2 | - | 1.4 | $\begin{gathered} 1.6 \\ \text { Note } 2 \end{gathered}$ | mA |
| Internal IC Consumption, 1 nF Output Load on Pin 5, Fsw $=100 \mathrm{kHz}$ | 6 | $\mathrm{I}_{\mathrm{CC} 2}$ | - | 1.9 | $\begin{gathered} 2.2 \\ \text { Note } 2 \end{gathered}$ | mA |
| Internal IC Consumption, Latchoff Phase | 6 | $\mathrm{I}_{\mathrm{CC} 3}$ | - | 350 | - | $\mu \mathrm{A}$ |

## INTERNAL CURRENT SOURCE

| High-voltage Current Source, $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ | 8 | $\mathrm{I}_{\mathrm{C} 1}$ | 2.8 | 4.0 | - | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| High-voltage Current Source, $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ | 8 | $\mathrm{I}_{\mathrm{C} 2}$ | - | 4.9 | - | mA |

DRIVE OUTPUT

| Output Voltage Rise-time @ CL = $1 \mathrm{nF}, 10-90 \%$ of Output Signal | 5 | $\mathrm{~T}_{\mathrm{r}}$ | - | 67 | - | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Fall-time @ CL $=1 \mathrm{nF}, 10-90 \%$ of Output Signal | 5 | $\mathrm{~T}_{\mathrm{f}}$ | - | 28 | - | ns |
| Source Resistance (drive $=0$, Vgate $=\mathrm{V}_{\mathrm{CCHMAX}}-1 \mathrm{~V}$ ) | 5 | $\mathrm{R}_{\mathrm{OH}}$ | 27 | 40 | 61 | $\Omega$ |
| Sink Resistance (drive $=11 \mathrm{~V}$, Vgate $=1 \mathrm{~V}$ ) | 5 | $\mathrm{R}_{\mathrm{OL}}$ | 5 | 12 | 25 | $\Omega$ |

CURRENT COMPARATOR (Pin 5 Un-loaded)

| Input Bias Current @ 1 V Input Level on Pin 3 | 3 | $\mathrm{I}_{\mathrm{IB}}$ | - | 0.02 | - | $\mu \mathrm{A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum internal Current Setpoint | 3 | $\mathrm{I}_{\text {Limit }}$ | 0.8 | 0.9 | 1.0 | V |
| Default Internal Current Setpoint for Skip Cycle Operation | 3 | $\mathrm{I}_{\text {Lskip }}$ | - | 350 | - | mV |
| Propagation Delay from Current Detection to Gate OFF State | 3 | $\mathrm{~T}_{\text {DEL }}$ | - | 100 | 160 | ns |
| Leading Edge Blanking Duration | 3 | $\mathrm{~T}_{\text {LEB }}$ | - | 230 | - | ns |

INTERNAL OSCILLATOR ( $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$, Pin 5 Loaded by $1 \mathrm{k} \Omega$ )

| Oscillation Frequency, 40 kHz Version | - | fosc | 36 | 42 | 48 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation Frequency, 60 kHz Version | - | fosc | 52 | 61 | 70 | kHz |
| Oscillation Frequency, 100 kHz Version | - | fosc | 86 | 103 | 116 | kHz |
| Built-in Frequency Jittering, $\mathrm{F}_{\text {SW }}=40 \mathrm{kHz}$ | - | $\mathrm{f}_{\text {jitter }}$ | - | 300 | - | Hz/V |
| Built-in Frequency Jittering, $\mathrm{F}_{\text {SW }}=60 \mathrm{kHz}$ | - | $\mathrm{f}_{\text {jitter }}$ | - | 450 | - | Hz/V |
| Built-in Frequency Jittering, F ${ }_{\text {SW }}=100 \mathrm{kHz}$ | - | $\mathrm{f}_{\text {jitter }}$ | - | 620 | - | $\mathrm{Hz} / \mathrm{V}$ |
| Maximum Duty Cycle | - | Dmax | 74 | 80 | 87 | \% |

FEEDBACK SECTION ( $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$, Pin 5 Loaded by $1 \mathrm{k} \Omega$ )

| Internal Pullup Resistor | 2 | Rup | - | 8.0 | - | $\mathrm{k} \Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin 3 to Current Setpoint Division Ratio | - | Iratio | - | 4.0 | - | - |

## SKIP CYCLE GENERATION

| Default skip mode level | 1 | Vskip | 1.1 | 1.4 | 1.6 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin 1 internal output impedance | 1 | Zout | - | 25 | - | $\mathrm{k} \Omega$ |

[^0]If the leakage inductance is kept low, the MTD1N60E can withstand accidental avalanche energy, e.g. during a high-voltage spike superimposed over the mains, without the help of a clamping network. If this leakage path permanently forces a drain-source voltage above the MOSFET BVdss ( 600 V ), a clamping network is mandatory and must be built around Rclamp and Clamp. Dclamp shall react extremely fast and can be a MUR160 type. To calculate the component values, the following formulas will help you:
$\mathrm{R}_{\text {clamp }}=$
$\frac{2 \cdot \mathrm{~V}_{\text {clamp }} \cdot\left(\mathrm{V}_{\text {clamp }}-\left(\mathrm{V}_{\text {out }}+\mathrm{Vf} \mathrm{sec}\right) \cdot \mathrm{N}\right)}{\mathrm{L}_{\text {leak }} \cdot \mathrm{Ip}^{2} \cdot \mathrm{Fsw}}$
$c_{\text {clamp }}=\frac{\mathrm{V}_{\text {clamp }}}{\mathrm{V}_{\text {ripple }} \cdot \mathrm{Fsw} \cdot \mathrm{R}_{\text {clamp }}}$
with:
$\mathbf{V}_{\text {clamp: }}$ the desired clamping level, must be selected to be between 40 V to 80 V above the reflected output voltage when the supply is heavily loaded.
$\mathbf{V}_{\text {out }}+\mathbf{V f}$ : the regulated output voltage level + the secondary diode voltage drop
$\mathbf{L}_{\text {leak }}$ : the primary leakage inductance
$\mathbf{N}$ : the $\mathrm{Ns}: \mathrm{Np}$ conversion ratio
FSW: $_{\text {: }}$ the switching frequency
$V_{\text {ripple }}$ : the clamping ripple, could be around 20 V
Another option lies in implementing a snubber network which will damp the leakage oscillations but also provide more capacitance at the MOSFET's turn-off. The peak voltage at which the leakage forces the drain is calculated by:
$V_{\text {max }}=I p \cdot \sqrt{\frac{L_{\text {leak }}}{\mathrm{C}_{\text {lump }}}}$
where $C_{\text {lump }}$ represents the total parasitic capacitance seen at the MOSFET opening. Typical values for Rsnubber and Csnubber in this 4 W application could respectively be 1.5 $\mathrm{k} \Omega$ and 47 pF . Further tweaking is nevertheless necessary to tune the dissipated power versus standby power.

## Available Documents

"Implementing the NCP1200 in Low-cost AC-DC Converters", AND8023/D.
"Conducted EMI Filter Design for the NCP1200", AND8032/D.
"Ramp Compensation for the NCP1200", AND8029/D.
TRANSient and AC models available to download at: http://onsemi.com/pub/NCP1200

NCP1200 design spreadsheet available to download at: http://onsemi.com/pub/NCP1200

ORDERING INFORMATION

| Device | Type | Marking | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: |
| NCP1200P40 | $F_{\text {SW }}=40 \mathrm{kHz}$ | 1200P40 | PDIP-8 | 50 Units / Rail |
| NCP1200P40G |  | 1200P40 | PDIP-8 <br> (Pb-Free) | 50 Units / Rail |
| NCP1200D40R2 |  | 200D4 | SOIC-8 | 2500 / Tape \& Reel |
| NCP1200D40R2G |  | 200D4 | SOIC-8 <br> (Pb-Free) | 2500 / Tape \& Reel |
| NCP1200P60 | $F_{\text {SW }}=60 \mathrm{kHz}$ | 1200P60 | PDIP-8 | 50 Units / Rail |
| NCP1200P60G |  | 1200P60 | PDIP-8 (Pb-Free) | 50 Units / Rail |
| NCP1200D60R2 |  | 200D6 | SOIC-8 | 2500 / Tape \& Reel |
| NCP1200D60R2G |  | 200D6 | SOIC-8 <br> (Pb-Free) | 2500 / Tape \& Reel |
| NCP1200P100 | $F_{S W}=100 \mathrm{kHz}$ | 1200P100 | PDIP-8 | 50 Units / Rail |
| NCP1200P100G |  | 1200P100 | PDIP-8 <br> (Pb-Free) | 50 Units / Rail |
| NCP1200D100R2 |  | 200D1 | SOIC-8 | 2500 / Tape \& Reel |
| NCP1200D100R2G |  | 200D1 | $\begin{gathered} \text { SOIC-8 } \\ \text { (Pb-Free) } \end{gathered}$ | 2500 / Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS



NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS)
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 9.40 | 10.16 | 0.370 | 0.400 |  |  |
| B | 6.10 | 6.60 | 0.240 | 0.260 |  |  |
| C | 3.94 | 4.45 | 0.155 | 0.175 |  |  |
| D | 0.38 | 0.51 | 0.015 | 0.020 |  |  |
| F | 1.02 | 1.78 | 0.040 |  |  |  |
| G | 2.54 BSC |  | 0.100 BSC |  |  |  |
| H | 0.76 |  | 1.27 | 0.030 |  | 0.050 |
| J | 0.20 |  | 0.30 | 0.008 |  | 0.012 |
| K | 2.92 |  | 3.43 | 0.115 |  | 0.135 |
| L | 7.62 BSC |  | 0.300 |  |  |  |
| BSC |  |  |  |  |  |  |
| M |  |  | $10^{\circ}$ | -- |  | $10^{\circ}$ |
| N | 0.76 | 1.01 | 0.030 |  |  |  |


[^0]:    1. Max value @ $T_{J}=-25^{\circ} \mathrm{C}$.
    2. Max value @ $T_{J}=25^{\circ} \mathrm{C}$, please see characterization curves.
