# FUJITSU SEMICONDUCTOR FACT SHEET



# FRAM MB85RC1MT

The MB85RC1MT is a 1M bits FRAM LSI with serial interface (I<sup>2</sup>C), using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

Since the FRAM is able to write with high-speed operation even though it is a nonvolatile memory, the MB85RC1MT is suitable for the log management and the storage of the resume data, etc.

### FEATURES

- Bit configuration
- Two-wire serial interfac
- Operating frequency
- Read/write endurance
- Data retention
- Operating power supply voltage
- Low power consumption
- Operation ambient temperature range

**ORDERING INFORMATION** 

• Package


- : 131,072 words×8 bits
- : Fully controllable by two ports: serial clock (SCL) and serial data (SDA).
  - : 3.4 MHz (Max @HIGH SPEED MODE)
  - 1 MHz (Max @FAST MODE PLUS)
  - :  $10^{13}$  times / 16 bits
  - : 10 years (+85 °C)
  - : 1.8V to 3.6V
  - : Operating power supply current
  - Standby current
  - Sleep current
  - : -40 °C to +85 °C : 8-pin plastic SOP (FPT-8P-M02) RoHS compliant

1.2 mA (Max @3.4 MHz) 15 μA (Typ) 4 μA (Typ)

Product namePackageShipping formMinimum shipping<br/>quantityMB85RC1MTPNF-G-JNE18-pin plastic SOP<br/>(FPT-8P-M02)Tube--\*MB85RC1MTPNF-G-JNERE13.90mm×5.05mm, 1.27mm pitchEmbossed Carrier<br/>tape1500

\*: Please contact our sales office about minimum shipping quantity.

# OUTLINE OF PACKAGE



8-pin plastic SOP (FPT-8P-M02)

NC


A1

A2

VSS


### **PIN ASSIGNMENT** Functional Description Pin Number Pin Name NC No Connect pin 1 Device Address pins The MB85RC1MT can be connected to the same data bus up to 4 devices. TOP VIEW Device addresses are used in order to identify each of these devices. Connect 2,3 A1,A2 these pins to VDD pin or VSS pin externally. Only if the combination of 1 8 VDD VDD and VSS pins matches Device Address Code inputted from the SDA pin, the device operates. In the open pin state, A1 and A2 pins are internally pulled-down and recognized as the "L" level. WP 2 7 Δ VSS Ground pin Serial Data I/O pin This is an I/O pin which performs bidirectional communication for both 3 6 SCL 5 SDA memory address and writing/reading data. It is possible to connect multiple devices. It is an open drain output, so a pull-up resistor is required to be connected to the external circuit. 5 4 SDA Serial Clock pin SCL 6 This is a clock input pin for input/output timing serial data. Data is sampled on the rising edge of the clock and output on the falling edge Write Protect pin When the Write Protect pin is the "H" level, the writing operation is disabled. When the Write Protect pin is the "L" level, the entire memory region can be 7 WP overwritten. The reading operation is always enabled regardless of the Write Protect pin input level. The write protect pin is internally pulled down to VSS pin, and that is recognized as the "L" level (write enabled) when the pin is the open state VDD Supply Voltage pin 8

### **BLOCK DIAGRAM**



I<sup>2</sup>C

The MB85RC1MT has the two-wire serial interface; the  $I^2C$  bus, and operates as a slave device. The  $I^2C$  bus defines communication roles of "master" and "slave" devices, with the master side holding the authority to initiate control. Furthermore, the  $I^2C$  bus connection is possible where a single master device is connected to multiple slave devices in a party-line configuration. In this case, it is necessary to assign a unique device address to the slave device, the master side starts communication after specifying the slave to communicate by addresses.



## NP501-00029-0v01-E